(China (Mainland))
Product Summary
The V53C16258HK50 is a high speed 262,144 x 16 bit high performance CMOS dynamic random access memory. The V53C16258HK50 offers a combination of unique features including: EDO Page Mode operation for higher sustained bandwidth with Page Mode cycle times as short as 10ns. All inputs are TTL compatible. Input and output capicatance is significantly lowered to increase performance and minimize loading. These features make the V53C16258HK50 ideally suited for a wide variety of high performance computer systems and peripheral applications.
Parametrics
V53C16258HK50 absolute maximum ratings: (1)Ambient Temperature Under Bias: –10℃ to +80℃; (2)Storage Temperature (plastic): –55℃ to +125℃; (3)Voltage Relative to VSS:–1.0 V to +7.0 V; (4)Data Output Current: 50 mA; (5)Power Dissipation: 1.0 W.
Features
V53C16258HK50 features: (1)256K × 16-bit organization; (2)EDO Page Mode for a sustained data rate of 100 MHz; (3)RAS access time: 25, 30, 35, 40, 45, 50 ns; (4)Dual CAS Inputs; (5)Low power dissipation; (6)Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh; (7)Refresh Interval: 512 cycles/8 ms; (8)Available in 40-pin 400 mil SOJ and 40/44L-pin 400 mil TSOP-II packages; (9)Single +5V ±10% Power Supply; (10)TTL Interface.
Diagrams
 |
 V53C104AK-80 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
V53C104B |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
V53C104DK80 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
V53C104F |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
V53C104H |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
V53C104K-12L |
Other |
|
Data Sheet |
Negotiable |
|
||||
